Link
Embed
Share
Beginning
This slide
Copy link URL
Copy link URL
Copy iframe embed code
Copy iframe embed code
Copy javascript embed code
Copy javascript embed code
Share
Tweet
Share
Tweet
Slide 1
Slide 1 text
What is Processor?
Slide 2
Slide 2 text
I am @samphippen on all the internets
Slide 3
Slide 3 text
I do not work for Test Double
Slide 4
Slide 4 text
But I love them and also @searls
Slide 5
Slide 5 text
“How would Sam write this code?”
Slide 6
Slide 6 text
“How would Sam write this code?”
Slide 7
Slide 7 text
No content
Slide 8
Slide 8 text
This talk is full of convenient lies
Slide 9
Slide 9 text
No content
Slide 10
Slide 10 text
No content
Slide 11
Slide 11 text
No content
Slide 12
Slide 12 text
No content
Slide 13
Slide 13 text
3.days.ago
Slide 14
Slide 14 text
new DateTime( System.currentTime() - 3 * 24 * 3600 )
Slide 15
Slide 15 text
Thinking in terms of the domain
Slide 16
Slide 16 text
Instead of thinking in terms of the computer
Slide 17
Slide 17 text
This is one way we can measure abstraction
Slide 18
Slide 18 text
Amount of computers
Slide 19
Slide 19 text
No content
Slide 20
Slide 20 text
Amount of computers
Slide 21
Slide 21 text
SQL Amount of computers
Slide 22
Slide 22 text
select * from sheep_parts
Slide 23
Slide 23 text
No content
Slide 24
Slide 24 text
No content
Slide 25
Slide 25 text
No content
Slide 26
Slide 26 text
No content
Slide 27
Slide 27 text
SQL Amount of computers
Slide 28
Slide 28 text
SQL C Amount of computers
Slide 29
Slide 29 text
Let’s look at one difference
Slide 30
Slide 30 text
No content
Slide 31
Slide 31 text
No content
Slide 32
Slide 32 text
No content
Slide 33
Slide 33 text
No content
Slide 34
Slide 34 text
No content
Slide 35
Slide 35 text
No content
Slide 36
Slide 36 text
No content
Slide 37
Slide 37 text
No content
Slide 38
Slide 38 text
Human readable source code at execution time
Slide 39
Slide 39 text
Interpreted
Slide 40
Slide 40 text
Compiled
Slide 41
Slide 41 text
No content
Slide 42
Slide 42 text
(it’s a gnu)
Slide 43
Slide 43 text
(it’s a gnu)
Slide 44
Slide 44 text
No content
Slide 45
Slide 45 text
Source code separate at execution time
Slide 46
Slide 46 text
So why is C “low level”
Slide 47
Slide 47 text
No content
Slide 48
Slide 48 text
C code does not model modern processors
Slide 49
Slide 49 text
It models old processors
Slide 50
Slide 50 text
Modern compilers turn old model assembly into new model assembly
Slide 51
Slide 51 text
C is not fundamental in any sense
Slide 52
Slide 52 text
Memory Allocation
Slide 53
Slide 53 text
Memory access
Slide 54
Slide 54 text
Memory Release
Slide 55
Slide 55 text
C Amount of computers
Slide 56
Slide 56 text
C Assembly Amount of computers
Slide 57
Slide 57 text
Register Tiny piece of memory in the processor that can beaccessed very quickly
Slide 58
Slide 58 text
mov 3, $c mov 4, $d add $c, $d, $a
Slide 59
Slide 59 text
Operation mov 3, $c mov 4, $d add $c, $d, $a
Slide 60
Slide 60 text
Operand mov 3, $c mov 4, $d add $c, $d, $a
Slide 61
Slide 61 text
Operand mov 3, $c mov 4, $d add $c, $d, $a
Slide 62
Slide 62 text
mov 3, $c mov 4, $d add $c, $d, $a Operand Register reference
Slide 63
Slide 63 text
a: nil b: nil c: nil d: nil mov 3, $c mov 4, $d add $c, $d, $a
Slide 64
Slide 64 text
a: nil b: nil c: 3 d: nil mov 3, $c mov 4, $d add $c, $d, $a
Slide 65
Slide 65 text
a: nil b: nil c: 3 d: nil mov 3, $c mov 4, $d add $c, $d, $a
Slide 66
Slide 66 text
a: nil b: nil c: 3 d: 4 mov 3, $c mov 4, $d add $c, $d, $a
Slide 67
Slide 67 text
a: nil b: nil c: 3 d: 4 mov 3, $c mov 4, $d add $c, $d, $a
Slide 68
Slide 68 text
a: 7 b: nil c: 3 d: 4 mov 3, $c mov 4, $d add $c, $d, $a
Slide 69
Slide 69 text
(it’s a gnu)
Slide 70
Slide 70 text
No content
Slide 71
Slide 71 text
No content
Slide 72
Slide 72 text
No content
Slide 73
Slide 73 text
C Assembly Amount of computers
Slide 74
Slide 74 text
Assembly Binary Amount of computers
Slide 75
Slide 75 text
No content
Slide 76
Slide 76 text
0x16 01 00 00 0x33 04 05 01 0x23 81 32 00
Slide 77
Slide 77 text
Operation 0x16 01 00 00 0x33 04 05 01 0x23 81 32 00
Slide 78
Slide 78 text
0x16 01 00 00 0x33 04 05 01 0x23 81 32 00 Operand
Slide 79
Slide 79 text
0x16 01 00 00 0x33 04 05 01 0x23 81 32 00 Operand
Slide 80
Slide 80 text
Operand 0x16 01 00 00 0x33 04 05 01 0x23 81 32 00
Slide 81
Slide 81 text
Let’s talk about how machine code gets executed
Slide 82
Slide 82 text
(one model)
Slide 83
Slide 83 text
Fetch
Slide 84
Slide 84 text
Decode
Slide 85
Slide 85 text
Execute
Slide 86
Slide 86 text
Retire
Slide 87
Slide 87 text
FDER
Slide 88
Slide 88 text
No content
Slide 89
Slide 89 text
No content
Slide 90
Slide 90 text
No content
Slide 91
Slide 91 text
No content
Slide 92
Slide 92 text
No content
Slide 93
Slide 93 text
0: 0x36010000 1: 0x03040501 2: 0x23813200
Slide 94
Slide 94 text
0: 0x36010000 1: 0x03040501 2: 0x23813200
Slide 95
Slide 95 text
0: 0x36010000 1: 0x03040501 2: 0x23813200 PC: 0
Slide 96
Slide 96 text
0: 0x36010000 1: 0x03040501 2: 0x23813200 PC: 0
Slide 97
Slide 97 text
0: 0x36010000 1: 0x03040501 2: 0x23813200 PC: 0 IR:
Slide 98
Slide 98 text
0: 0x36010000 1: 0x03040501 2: 0x23813200 PC: 0 IR:
Slide 99
Slide 99 text
0: 0x36010000 1: 0x03040501 2: 0x23813200 PC: 0 IR: 0x36010000
Slide 100
Slide 100 text
Decode
Slide 101
Slide 101 text
add 1,2,$c 0x36010283
Slide 102
Slide 102 text
0x36010283
Slide 103
Slide 103 text
0x36010283 0x36: add
Slide 104
Slide 104 text
0x36010283 0x36: add 0x01: value 1
Slide 105
Slide 105 text
0x36010283 0x36: add 0x01: value 1 0x02: value 2
Slide 106
Slide 106 text
0x36010283 0x36: add 0x01: value 1 0x02: value 2 0x83: register 3
Slide 107
Slide 107 text
No content
Slide 108
Slide 108 text
No content
Slide 109
Slide 109 text
IR: 0x36010283 PC: 0
Slide 110
Slide 110 text
IR: 0x36010283 PC: 0 A:
Slide 111
Slide 111 text
IR: 0x36010283 PC: 0 A: B:
Slide 112
Slide 112 text
IR: 0x36010283 PC: 0 A: B: C:
Slide 113
Slide 113 text
IR: 0x36010283 PC: 0 A: B: C:
Slide 114
Slide 114 text
IR: 0x36010283 PC: 0 A: B: C:
Slide 115
Slide 115 text
IR: 0x36010283 PC: 0 A: B: C:
Slide 116
Slide 116 text
IR: 0x36010283 PC: 0 A: B: C:
Slide 117
Slide 117 text
IR: 0x36010283 PC: 0 A: B: C:
Slide 118
Slide 118 text
Execute
Slide 119
Slide 119 text
IR: 0x36010283 PC: 0 A: B: C:
Slide 120
Slide 120 text
IR: 0x36010283 PC: 0 C:
Slide 121
Slide 121 text
IR: 0x36010283
Slide 122
Slide 122 text
IR: 0x36 01 02 83
Slide 123
Slide 123 text
IR: 0x36 01 02 83
Slide 124
Slide 124 text
IR: 0x36 01 02 83 +
Slide 125
Slide 125 text
IR: 0x36 01 02 83 +
Slide 126
Slide 126 text
IR: 0x36 01 02 83 +
Slide 127
Slide 127 text
IR: 0x36 01 02 83 10 2 +
Slide 128
Slide 128 text
IR: 0x36 01 02 83 10 2 +
Slide 129
Slide 129 text
IR: 0x36 01 02 83 10 2 +
Slide 130
Slide 130 text
IR: 0x36 01 02 83 10 2 3 +
Slide 131
Slide 131 text
Retire
Slide 132
Slide 132 text
IR: 0x36010283 PC: 0 A: B: C:
Slide 133
Slide 133 text
IR: 0x36010283 PC: 0 A: B: C: 3
Slide 134
Slide 134 text
IR: 0x36010283 PC: 0 A: B: C: 3
Slide 135
Slide 135 text
IR: 0x36010283 PC: 0 A: B: C: 3
Slide 136
Slide 136 text
IR: 0x36010283 PC: 0 A: B: C: 3
Slide 137
Slide 137 text
IR: 0x36010283 PC: 0 A: B: C: 3 3
Slide 138
Slide 138 text
IR: PC: 1 A: B: C: 3 3
Slide 139
Slide 139 text
No content
Slide 140
Slide 140 text
No content
Slide 141
Slide 141 text
0: 0x36010000 1: 0x03040501 2: 0x23813200
Slide 142
Slide 142 text
0: 0x36010000 1: 0x03040501 2: 0x23813200
Slide 143
Slide 143 text
0: 0x36010000 1: 0x03040501 2: 0x23813200 PC: 1
Slide 144
Slide 144 text
0: 0x36010000 1: 0x03040501 2: 0x23813200 PC: 1
Slide 145
Slide 145 text
This process repeats
Slide 146
Slide 146 text
That’s how programs execute (kinda) (I’m still lying to you)
Slide 147
Slide 147 text
Fetch: get instruction from memory into processor
Slide 148
Slide 148 text
Decode: prep processor for instruction
Slide 149
Slide 149 text
Execute: do computation
Slide 150
Slide 150 text
Retire: results and cleanup
Slide 151
Slide 151 text
Thanks @samphippen
[email protected]