Upgrade to Pro
— share decks privately, control downloads, hide ads and more …
Speaker Deck
Features
Speaker Deck
PRO
Sign in
Sign up for free
Search
Search
Useful Tools for Hardware Design
Search
Sponsored
·
Your Podcast. Everywhere. Effortlessly.
Share. Educate. Inspire. Entertain. You do you. We'll handle the rest.
→
dppa1008
April 30, 2020
0
1.6k
Useful Tools for Hardware Design
dppa1008
April 30, 2020
Tweet
Share
More Decks by dppa1008
See All by dppa1008
Testbench
dppa1008
0
1.5k
Simple Makefile
dppa1008
0
1.5k
Simple nWave
dppa1008
0
1.5k
nWave compressed
dppa1008
0
26
Verlilog Lab 1 Tutorial
dppa1008
0
2.2k
Lab 1 example
dppa1008
0
2.1k
Featured
See All Featured
Ethics towards AI in product and experience design
skipperchong
2
190
Stewardship and Sustainability of Urban and Community Forests
pwiseman
0
110
How to Align SEO within the Product Triangle To Get Buy-In & Support - #RIMC
aleyda
1
1.4k
Become a Pro
speakerdeck
PRO
31
5.8k
Done Done
chrislema
186
16k
My Coaching Mixtape
mlcsv
0
48
Tips & Tricks on How to Get Your First Job In Tech
honzajavorek
0
430
"I'm Feeling Lucky" - Building Great Search Experiences for Today's Users (#IAC19)
danielanewman
231
22k
Making the Leap to Tech Lead
cromwellryan
135
9.7k
Exploring the Power of Turbo Streams & Action Cable | RailsConf2023
kevinliebholz
37
6.3k
16th Malabo Montpellier Forum Presentation
akademiya2063
PRO
0
50
What's in a price? How to price your products and services
michaelherold
247
13k
Transcript
Useful Tools Kai-Chen Lin Logic Design 2020 Prof. Wai Kei
Mak
Outline • Testbench • Makefile • nWave • Assignment 4
- 2
Correct Download templates Design circuits and tbs Upload files and
makefile Login to server and choose a server node Use makefile to execute ncverilog Debuging tools: nWave, $display Submit to ILMS Wrong Design Flow
Testbench Suppose we have a Adder with 2 inputs and
1 output … Input [32:0] A, B; Output [32:0] Y;
Testbench 1. Declare a tb
Testbench 1. Declare a tb
Testbench 2.Setup for waveform
Testbench 2.Setup for waveform
Testbench 3.Specify the clock
3.Specify the clock
4. Feed a test case Testbench
4. Feed a test case
Testbench 4-2. Feed test cases
Testbench 4-2. Feed test cases
Testbench 5. Repeat Statement
Testbench 5. Repeat Statement
Makefile
Makefile 1. Declare Variables
Makefile 2. Declare commands
Makefile make q1 ncverilog lab2_1_tb.v lab2_1.v
Makefile
Makefile
nWave
nWave
nWave
nWave
nWave
nWave
nWave
nWave
nWave
Assignment 4 - 2