Upgrade to Pro
— share decks privately, control downloads, hide ads and more …
Speaker Deck
Features
Speaker Deck
PRO
Sign in
Sign up for free
Search
Search
Useful Tools for Hardware Design
Search
dppa1008
April 30, 2020
0
1.6k
Useful Tools for Hardware Design
dppa1008
April 30, 2020
Tweet
Share
More Decks by dppa1008
See All by dppa1008
Testbench
dppa1008
0
1.5k
Simple Makefile
dppa1008
0
1.5k
Simple nWave
dppa1008
0
1.5k
nWave compressed
dppa1008
0
26
Verlilog Lab 1 Tutorial
dppa1008
0
2.2k
Lab 1 example
dppa1008
0
2.1k
Featured
See All Featured
Sharpening the Axe: The Primacy of Toolmaking
bcantrill
46
2.7k
Art, The Web, and Tiny UX
lynnandtonic
304
21k
Fantastic passwords and where to find them - at NoRuKo
philnash
52
3.6k
Impact Scores and Hybrid Strategies: The future of link building
tamaranovitovic
0
200
How to Create Impact in a Changing Tech Landscape [PerfNow 2023]
tammyeverts
55
3.2k
Agile Actions for Facilitating Distributed Teams - ADO2019
mkilby
0
110
CSS Pre-Processors: Stylus, Less & Sass
bermonpainter
359
30k
We Have a Design System, Now What?
morganepeng
54
8k
Visual Storytelling: How to be a Superhuman Communicator
reverentgeek
2
430
Build The Right Thing And Hit Your Dates
maggiecrowley
38
3k
The Pragmatic Product Professional
lauravandoore
37
7.1k
brightonSEO & MeasureFest 2025 - Christian Goodrich - Winning strategies for Black Friday CRO & PPC
cargoodrich
3
100
Transcript
Useful Tools Kai-Chen Lin Logic Design 2020 Prof. Wai Kei
Mak
Outline • Testbench • Makefile • nWave • Assignment 4
- 2
Correct Download templates Design circuits and tbs Upload files and
makefile Login to server and choose a server node Use makefile to execute ncverilog Debuging tools: nWave, $display Submit to ILMS Wrong Design Flow
Testbench Suppose we have a Adder with 2 inputs and
1 output … Input [32:0] A, B; Output [32:0] Y;
Testbench 1. Declare a tb
Testbench 1. Declare a tb
Testbench 2.Setup for waveform
Testbench 2.Setup for waveform
Testbench 3.Specify the clock
3.Specify the clock
4. Feed a test case Testbench
4. Feed a test case
Testbench 4-2. Feed test cases
Testbench 4-2. Feed test cases
Testbench 5. Repeat Statement
Testbench 5. Repeat Statement
Makefile
Makefile 1. Declare Variables
Makefile 2. Declare commands
Makefile make q1 ncverilog lab2_1_tb.v lab2_1.v
Makefile
Makefile
nWave
nWave
nWave
nWave
nWave
nWave
nWave
nWave
nWave
Assignment 4 - 2