Upgrade to Pro
— share decks privately, control downloads, hide ads and more …
Speaker Deck
Features
Speaker Deck
PRO
Sign in
Sign up for free
Search
Search
Useful Tools for Hardware Design
Search
Sponsored
·
Your Podcast. Everywhere. Effortlessly.
Share. Educate. Inspire. Entertain. You do you. We'll handle the rest.
→
dppa1008
April 30, 2020
0
1.6k
Useful Tools for Hardware Design
dppa1008
April 30, 2020
Tweet
Share
More Decks by dppa1008
See All by dppa1008
Testbench
dppa1008
0
1.5k
Simple Makefile
dppa1008
0
1.5k
Simple nWave
dppa1008
0
1.5k
nWave compressed
dppa1008
0
26
Verlilog Lab 1 Tutorial
dppa1008
0
2.2k
Lab 1 example
dppa1008
0
2.1k
Featured
See All Featured
How To Speak Unicorn (iThemes Webinar)
marktimemedia
1
380
Primal Persuasion: How to Engage the Brain for Learning That Lasts
tmiket
0
250
So, you think you're a good person
axbom
PRO
2
1.9k
Typedesign – Prime Four
hannesfritz
42
2.9k
Done Done
chrislema
186
16k
SEO Brein meetup: CTRL+C is not how to scale international SEO
lindahogenes
0
2.3k
Ten Tips & Tricks for a 🌱 transition
stuffmc
0
69
Taking LLMs out of the black box: A practical guide to human-in-the-loop distillation
inesmontani
PRO
3
2k
Chrome DevTools: State of the Union 2024 - Debugging React & Beyond
addyosmani
10
1.1k
Building Adaptive Systems
keathley
44
2.9k
Reflections from 52 weeks, 52 projects
jeffersonlam
356
21k
WCS-LA-2024
lcolladotor
0
450
Transcript
Useful Tools Kai-Chen Lin Logic Design 2020 Prof. Wai Kei
Mak
Outline • Testbench • Makefile • nWave • Assignment 4
- 2
Correct Download templates Design circuits and tbs Upload files and
makefile Login to server and choose a server node Use makefile to execute ncverilog Debuging tools: nWave, $display Submit to ILMS Wrong Design Flow
Testbench Suppose we have a Adder with 2 inputs and
1 output … Input [32:0] A, B; Output [32:0] Y;
Testbench 1. Declare a tb
Testbench 1. Declare a tb
Testbench 2.Setup for waveform
Testbench 2.Setup for waveform
Testbench 3.Specify the clock
3.Specify the clock
4. Feed a test case Testbench
4. Feed a test case
Testbench 4-2. Feed test cases
Testbench 4-2. Feed test cases
Testbench 5. Repeat Statement
Testbench 5. Repeat Statement
Makefile
Makefile 1. Declare Variables
Makefile 2. Declare commands
Makefile make q1 ncverilog lab2_1_tb.v lab2_1.v
Makefile
Makefile
nWave
nWave
nWave
nWave
nWave
nWave
nWave
nWave
nWave
Assignment 4 - 2