HSPVQFEDPOWͷಛघͳ߹ͱݟͳ͢ w EFQUIXJTFDPOWɺBUUFOUJPOͷதͰɺ XFJHIUFETVNͱಉ 3FT/FYUJGZ ࣍ݩʹׂˠूܭ Ding, Wei, et al. "Designing ef fi cient accelerator of depthwise separable convolutional neural network on FPGA. " Journal of Systems Architecture 97 (2019): 278-286.
͔ΒΔ ྫ͑ɺݘͷը૾Λྨ͍ͨ࣌͠ɺݘΛߏ͍ͯ͠Δ෦ $ ɺͦΕҎ֎ͷഎܠޫͷͨΓ ۩߹ͳͲ 4 w $ͷΈ͕ԼྲྀλεΫ:@ :@5 ϥϕϧ ʹӨڹΛ༩͑Δ $:@UΛ༧ଌ͢ΔͷेͳใΛ͍࣋ͬͯΔ w $ͱ4ಠཱ͍ͯ͠Δ w දݱֶशͰɺ9͔ΒදݱG 9 Λֶशͯ͠ཧλεΫ :?3 Λղ͘ ʮྨثଞͷ༧ଌثΛߏங͢Δࡍʹɺ༧ଌʹॏཁͳใΛநग़͘͢͢͠ΔΑ͏ʹ σʔλͷදݱΛֶश͢Δ͜ͱʯ w $POUSBTUJWFMFBSOJOH͓͍ͯɺΠϯελϯεྨཧλεΫʹ૬͢Δ ྫݘͷը૾͔ΒɺλϩΛྨ͢ΔλεΫ w Πϯελϯεྨը૾ͦͷͷΛྨ͢ΔλεΫΑΓ͍͠ w ͔ͩΒɺཧλεΫΛղ͚ΔG 9 Λֶश͢ΕԼྲྀλεΫղ͚ͨ͜ͱʹͳΔ 3&-*$ IUUQTBSYJWPSHQEGQEG ೖྗʹରͯ͠ɺछྨͷมΛߦͬͯಘΒΕͨ̎ͭදݱͰɺ ଞͷදݱͱͷྨࣅΛ,-ڑͰଌΔ G Y ͷֶश
ΈࠐΈͱಉఔɺͰEZOBNJD fi MUFSʹྼΔ w -4"Λʮνϟϯωϧઃఆʯͱʮۭؒॲཧʯͷ໘͔Βௐͨ w ૬ରతͳҐஔͷຒΊࠐΈͱྡϑΟϧλʔͷద༻͕ॏཁͰ͋Δ͜ͱ͕Θ͔ͬͨ w )BEBNBSEBUUFOUJPO (IPTUIFBEˠ&OIBODFE-PDBM4FMG"UUFOUJPO &-4" ہॴతͳۭؒใΛ͏·͘ଊ͑ΔΈ