w VTFNPSFHSPVQT
FYQBOEXJEUI
w EFQUIXJTFDPOW ۭؒํͷΈࠐΈ
Λ͏
w HSPVQDIBOOFMͰ͋Δ
HSPVQFEDPOWͷಛघͳ߹ͱݟͳ͢
w EFQUIXJTFDPOWɺBUUFOUJPOͷதͰɺ
XFJHIUFETVNͱಉ
3FT/FYUJGZ
࣍ݩʹׂˠूܭ
Ding, Wei, et al. "Designing ef
fi
cient accelerator of depthwise separable convolutional neural network on FPGA.
" Journal of Systems Architecture 97 (2019): 278-286.