Upgrade to Pro
— share decks privately, control downloads, hide ads and more …
Speaker Deck
Sign up for free
Menu
Search
Features
All features
Private URLs
Password Protection
Custom URLS
Scheduled publishing
Remove Branding
Restrict embedding
Deck Collections
Notes
Features
All features
Private URLs
Password Protection
Custom URLS
Scheduled publishing
Remove Branding
Restrict embedding
Deck Collections
Notes
Explore
Featured decks
Featured speakers
Programming
Technology
Storyboards
Explore
Featured decks
Featured speakers
Programming
Technology
Storyboards
Pricing
Search
Sign in
Sign up for free
Lecture 2: CSCI E-1 Spring 2013
Search
Sponsored
·
Your Podcast. Everywhere. Effortlessly.
Share. Educate. Inspire. Entertain. You do you. We'll handle the rest.
→
Tommy MacWilliam
February 05, 2013
Education
940
0
Share
Embed
Copy iframe code
Copy JS code
Copy link
Start on current slide
Lecture 2: CSCI E-1 Spring 2013
Caching. CPUs. Hard disk drives. Parallelism. Pipelining. RAM. Registers. Solid-state drives
Tommy MacWilliam
February 05, 2013
More Decks by Tommy MacWilliam
See All by Tommy MacWilliam
Lecture 9: CSCI E-1 Spring 2013
tmacwill
0
380
Lecture 8: CSCI E-1 Spring 2013
tmacwill
0
620
Lecture 6: CSCI E-1 Spring 2013
tmacwill
1
540
Lecture 7: CSCI E-1 Spring 2013
tmacwill
0
730
Lecture 5: CSCI E-1 Spring 2013
tmacwill
1
820
Incorporating Version Control into Programming Courses
tmacwill
1
150
Lecture 4: CSCI E-1 Spring 2013
tmacwill
0
490
Lecture 3: CSCI E-1 Spring 2013
tmacwill
0
590
Lecture 1: CSCI E-1 Spring 2013
tmacwill
0
350
Other Decks in Education
See All in Education
Session 3 - Diplomasi
adeputra13
0
320
Tema 1. El relieve de España: Formación y características
juanmartin2026
0
39k
【ainiチャット】2段階認証設定方法
ainischool
0
150
新型コロナ禍をともに「楽しみながら開いていこう!」 :中門 吉松 会員(2720 Japan O.K.ロータリーEクラブ)卓話 : 2026.10.19.例会・卓話
2720japanoke
0
720
Acquisition / Takeover
bvr7352
0
110
1007
cbtlibrary
0
270
Sekolah Sabat - Triwulan 4 2026 - Pelajaran 4
hiola
0
7.3k
Quality Control of Crude Drugs
pawan_pharm
0
210
CSS3 and Responsive Web Design - Lecture 5 - Web Technologies (1019888BNR)
signer
PRO
1
3.5k
HTML5 and the Open Web Platform - Lecture 3 - Web Technologies (1019888BNR)
signer
PRO
3
3.6k
El Clima de España. Tema 2 (PPT)
juanmartin2026
0
19k
Human Perception and Cognition - Lecture 4 - Human-Computer Interaction (1023841ANR)
signer
PRO
0
1.7k
Featured
See All Featured
The State of eCommerce SEO: How to Win in Today's Products SERPs - #SEOweek
aleyda
2
12k
Accessibility Awareness
sabderemane
1
290
Docker and Python
trallard
47
4.3k
16th Malabo Montpellier Forum Presentation
akademiya2063
PRO
0
450
JAMstack: Web Apps at Ludicrous Speed - All Things Open 2022
reverentgeek
1
670
[RailsConf 2023] Rails as a piece of cake
palkan
59
7.1k
We Have a Design System, Now What?
morganepeng
55
8.4k
How to train your dragon (web standard)
notwaldorf
96
6.9k
Everyday Curiosity
cassininazir
0
390
Discover your Explorer Soul
emna__ayadi
2
1.3k
End of SEO as We Know It (SMX Advanced Version)
ipullrank
3
4.5k
Bootstrapping a Software Product
garrettdimon
PRO
306
120k
Transcript
Computer Science E-1 Lecture 2: Hardware
From last time...
Pre-requisites
Pre-requisites
Math
Math
None
CPU RAM Hard Drive
CPU
None
None
None
None
Instruction Set
Instruction Set • data: read/write data from RAM
Instruction Set • data: read/write data from RAM • arithmetic:
add two numbers
Instruction Set • data: read/write data from RAM • arithmetic:
add two numbers • control flow: where do we go next?
Pipeline
None
Pipeline • fetch: get the next instruction
Pipeline • fetch: get the next instruction • decode: determine
which instruction was fetched
Pipeline • fetch: get the next instruction • decode: determine
which instruction was fetched • execute: run the instruction
Pipeline • fetch: get the next instruction • decode: determine
which instruction was fetched • execute: run the instruction • writeback: store the result (if necessary)
Fetch 0000001001010011
Decode 0000001001010011 Add 5 3
Decode Add 5 + 3
Execute 5 + 3 = 8
Writeback
None
Parallelism
None
None
Superscalar
Multi-core
Counting Candy
1. Start with a total of 0 2. For each
piece in the pile, add 1 to total 3. Remember that piece was counted
1. Find 4 friends 2. Divide candy among friends 3.
Friends count at same time
Four times as fast!
Four times as fast!
1. Find 4 friends 2. Divide candy among friends 3.
Friends count at same time 4. Add up friends’ totals
More friends!
Not faster :(
1. Pair up, add totals together 2. One friend goes
home, other remembers total 3. Repeat until counted
Much faster!
CPU Performance
None
“Megahertz Myth”
http://www.youtube.com/watch? v=PKF9GOE2q38
CPU RAM Hard Drive
Memory
Byte B 8 bits Kilobyte KB 1000 bytes Megabyte MB
1000000 bytes (1000 KB) Gigabyte GB 1000000000 bytes (1000 MB) Terabyte TB 1000000000000 bytes (1000 GB)
Byte B Kilobyte KB Megabyte MB Gigabyte GB Terabyte TB
Byte B Character of text Kilobyte KB Megabyte MB Gigabyte
GB Terabyte TB
Byte B Character of text Kilobyte KB Word document Megabyte
MB Gigabyte GB Terabyte TB
Byte B Character of text Kilobyte KB Word document Megabyte
MB MP3 song Gigabyte GB Terabyte TB
Byte B Character of text Kilobyte KB Word document Megabyte
MB MP3 song Gigabyte GB Movie Terabyte TB
Byte B Character of text Kilobyte KB Word document Megabyte
MB MP3 song Gigabyte GB Movie Terabyte TB 250,000 songs
Registers
RAM
None
None
None
None
00000000000000000000010100111001 101 102 103 104
Big-Endian
00111001000001010000000000000000 104 103 102 101
Little-Endian
Cache
None
CPU RAM Hard Drive
Hard Disk Drive
None
None
None
http://www.youtube.com/watch? v=kdmLvl1n82U
Filesystems
HDD Performance • seek time: position platters and read-write head
• data rate: transfer data to motherboard
None
Solid State Drive
None
http://www.youtube.com/watch? v=j84eEjP-RL4
Flash Memory
Virtual Memory
None
None
Capacity
L1 cache 64 kilobytes L2 cache 8 megabytes 1 MB
from RAM 4 gigabytes 1 MB from SSD 256 gigabytes 1 MB from HDD 1 terabyte
Performance
L1 cache 0.5 nanoseconds L2 cache 7 nanoseconds 1 MB
from RAM 0.25 milliseconds 1 MB from SSD 1 millisecond 1 MB from HDD 20 milliseconds
L1 cache 0.5 nanoseconds blink of an eye L2 cache
7 nanoseconds 1 MB from RAM 0.25 milliseconds 1 MB from SSD 1 millisecond 1 MB from HDD 20 milliseconds
L1 cache 0.5 nanoseconds blink of an eye L2 cache
7 nanoseconds 4 seconds 1 MB from RAM 0.25 milliseconds 1 MB from SSD 1 millisecond 1 MB from HDD 20 milliseconds
L1 cache 0.5 nanoseconds blink of an eye L2 cache
7 nanoseconds 4 seconds 1 MB from RAM 0.25 milliseconds 2 days 1 MB from SSD 1 millisecond 1 MB from HDD 20 milliseconds
L1 cache 0.5 nanoseconds blink of an eye L2 cache
7 nanoseconds 4 seconds 1 MB from RAM 0.25 milliseconds 2 days 1 MB from SSD 1 millisecond 1 week 1 MB from HDD 20 milliseconds
L1 cache 0.5 nanoseconds blink of an eye L2 cache
7 nanoseconds 4 seconds 1 MB from RAM 0.25 milliseconds 2 days 1 MB from SSD 1 millisecond 1 week 1 MB from HDD 20 milliseconds 4.5 months
Shopping!
Factors to Consider • display • weight • resolution •
CPU cores • CPU cache size • RAM size • storage capacity • HDD / SSD • peripherals • keyboard
Summary
CPU • instruction set • pipeline • parallelism • superscalar
• multi-core • clock speed • Moore’s Law • Megahertz Myth
Memory • byte, kilobyte, megabyte • registers • RAM •
addressing • big-endian, little-endian • caching • L1 cache, L2 cache, L3 cache • hard disk drive • platters, tracks, sectors • read-write heads • file allocation table • seek time, data rate • solid state drive • flash memory
Computer Science E-1 Lecture 2: Hardware